Nanowire NMOS Logic Inverter Characterization
This study is the first to demonstrate characteristics optimization of nanowire N-Channel Metal Oxide Semiconductor (NW-MOS) logic inverter. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. A computer-based model used to produce stat...
Main Author: | Naif, Yasir Hashim |
---|---|
Format: | Article |
Published: |
American Scientific Publishers
2016
|
Subjects: | |
Online Access: | http://umpir.ump.edu.my/id/eprint/12987/ http://umpir.ump.edu.my/id/eprint/12987/ |
Similar Items
-
A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016) -
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2017) -
CNTFET inverter: a high voltage gain logic gate
by: Farhana, Soheli, et al.
Published: (2014) -
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018)