Design of a multi valued current mode comparator
In this paper, a low-power quaternary comparator circuit using current-mode CMOS multiple-valued logic (MVL) circuits has been presented. Existing MVL comparator circuits consume high power. The circuit presented in this paper low power. It has been simulated with PSPICE using the transistor mode...
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
INSI Publications
2011
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/7353/ http://irep.iium.edu.my/7353/ http://irep.iium.edu.my/7353/1/662-666.pdf |