A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
This study explores dimensional optimization at different high logic-level voltages for six silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. This study is the first to demonstrate diameter and length of nanowires with different logic voltage level (Vdd) optimization...
Main Author: | Hashim, Yasir |
---|---|
Format: | Article |
Language: | English English |
Published: |
American Scientific Publishers
2017
|
Subjects: | |
Online Access: | http://umpir.ump.edu.my/id/eprint/15045/ http://umpir.ump.edu.my/id/eprint/15045/ http://umpir.ump.edu.my/id/eprint/15045/ http://umpir.ump.edu.my/id/eprint/15045/1/16JNN-12608.pdf http://umpir.ump.edu.my/id/eprint/15045/7/ftech-yasir-2017.pdf |
Similar Items
-
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor
by: Hashim, Yasir
Published: (2018) -
Characterization of silicon nanowire transistor
by: Al Ariqi, Hani Taha, et al.
Published: (2019) -
Nanowire NMOS Logic Inverter Characterization
by: Naif, Yasir Hashim
Published: (2016) -
A New Simulation Model for Nanowire-CMOS Inverter Circuit
by: Naif, Yasir Hashim
Published: (2016) -
Temperature sensitivity of silicon nanowire transistor based on channel length
by: AlAriqi, Hani Taha, et al.
Published: (2019)