Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches

In recent times, various challenges have been encountered in the design and development of SRAM cache which consequently has led to a design where memory cell technologies are converted into on-chip embedded caches. The current research statistics for cache designing reveals that Spin Torque Transfe...

Full description

Bibliographic Details
Main Authors:	Olanrewaju, Rashidah Funke, Khan, Burhan Ul Islam, Khan, Abdul Raouf, Yaacob, Mashkuri, Alam, Md Moktarul
Format:	Article
Language:	English English
Published:	Inderscience Publishers 2018
Subjects:	TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices
Online Access:	http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/30/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising.pdf http://irep.iium.edu.my/66902/31/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising%20SCOPUS.pdf

id	iium-66902
recordtype	eprints
spelling	iium-669022019-03-13T07:27:30Z http://irep.iium.edu.my/66902/ Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches Olanrewaju, Rashidah Funke Khan, Burhan Ul Islam Khan, Abdul Raouf Yaacob, Mashkuri Alam, Md Moktarul TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices In recent times, various challenges have been encountered in the design and development of SRAM cache which consequently has led to a design where memory cell technologies are converted into on-chip embedded caches. The current research statistics for cache designing reveals that Spin Torque Transfer Magnetic RAMs, preferably termed as STTMRAMs, have become one of the most promising technologies in the field of memory chip design, gaining a lot of attention from researchers due to its dynamic direct map and data access policies for reducing the average cost i.e. both time and energy optimization. Despite having efficient main memory access capability, L2-stochastic STT-MRAMs suffer due to high Write Error Rate (WER) caused by switching storage elements viz. Magnetic Tunnel Junction (MTJs) stochastically in write operations. It can be seen that cache replacement algorithms play a significant part in minimizing the Error Rate (ER) induced by write operations. The proposed study is intended to conceptualize an efficient cache replacement policy namely Minimum Error Rate (MER) along with Hamming Distance (HD) Computation to reduce the WER of L2-STTMRAM caches with acceptable overheads. The performance analysis of the proposed algorithm ensures its effectiveness in reducing the WER and cost overheads as compared to the conventional LRU technique implemented on SRAM cells. Inderscience Publishers 2018-09 Article PeerReviewed application/pdf en http://irep.iium.edu.my/66902/30/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising.pdf application/pdf en http://irep.iium.edu.my/66902/31/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising%20SCOPUS.pdf Olanrewaju, Rashidah Funke and Khan, Burhan Ul Islam and Khan, Abdul Raouf and Yaacob, Mashkuri and Alam, Md Moktarul (2018) Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches. International Journal of Grid and Utility Computing, 9 (4). pp. 307-321. ISSN 1741-8488 https://www.inderscience.com/info/inarticle.php?artid=95434 10.1504/IJGUC.2018.095434
repository_type	Digital Repository
institution_category	Local University
institution	International Islamic University Malaysia
building	IIUM Repository
collection	Online Access
language	English English
topic	TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices
spellingShingle	TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices Olanrewaju, Rashidah Funke Khan, Burhan Ul Islam Khan, Abdul Raouf Yaacob, Mashkuri Alam, Md Moktarul Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
description	In recent times, various challenges have been encountered in the design and development of SRAM cache which consequently has led to a design where memory cell technologies are converted into on-chip embedded caches. The current research statistics for cache designing reveals that Spin Torque Transfer Magnetic RAMs, preferably termed as STTMRAMs, have become one of the most promising technologies in the field of memory chip design, gaining a lot of attention from researchers due to its dynamic direct map and data access policies for reducing the average cost i.e. both time and energy optimization. Despite having efficient main memory access capability, L2-stochastic STT-MRAMs suffer due to high Write Error Rate (WER) caused by switching storage elements viz. Magnetic Tunnel Junction (MTJs) stochastically in write operations. It can be seen that cache replacement algorithms play a significant part in minimizing the Error Rate (ER) induced by write operations. The proposed study is intended to conceptualize an efficient cache replacement policy namely Minimum Error Rate (MER) along with Hamming Distance (HD) Computation to reduce the WER of L2-STTMRAM caches with acceptable overheads. The performance analysis of the proposed algorithm ensures its effectiveness in reducing the WER and cost overheads as compared to the conventional LRU technique implemented on SRAM cells.
format	Article
author	Olanrewaju, Rashidah Funke Khan, Burhan Ul Islam Khan, Abdul Raouf Yaacob, Mashkuri Alam, Md Moktarul
author_facet	Olanrewaju, Rashidah Funke Khan, Burhan Ul Islam Khan, Abdul Raouf Yaacob, Mashkuri Alam, Md Moktarul
author_sort	Olanrewaju, Rashidah Funke
title	Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
title_short	Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
title_full	Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
title_fullStr	Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
title_full_unstemmed	Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches
title_sort	efficient cache replacement policy for minimizing error rate in l2-stt-mram caches
publisher	Inderscience Publishers
publishDate	2018
url	http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/ http://irep.iium.edu.my/66902/30/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising.pdf http://irep.iium.edu.my/66902/31/66902%20Efficient%20cache%20replacement%20policy%20for%20minimising%20SCOPUS.pdf
first_indexed	2023-09-18T21:34:59Z
last_indexed	2023-09-18T21:34:59Z
_version_	1777412760705957888

Efficient cache replacement policy for minimizing error rate in L2-STT-MRAM caches

Similar Items