Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set
In modern computing, multitasking is the most favorable aspect. An un-pipelined instruction cycle (fetch-execute cycle) CPU processes instructions one after another increasing duration at lesser speed in completing tasks. With pipelined computer architecture, unprecedented improvement in size and...
| Main Authors: | , , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Indian Society of Education and Environment
2017
|
| Subjects: | |
| Online Access: | http://irep.iium.edu.my/56118/ http://irep.iium.edu.my/56118/ http://irep.iium.edu.my/56118/ http://irep.iium.edu.my/56118/1/Design%20of%20Pipeline%20published.pdf |